Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structure and method for multiple-level read buffer supporting optimal throttled read operations by regulating transfer rate

Structure and method for multiple-level read buffer supporting optimal throttled read operations by regulating transfer rate

US Patent 5649232 · Granted Jul 15, 1997

Estimated economic value: $16,161,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Switching ethernet controller2013
Switching ethernet controller2012
Switching ethernet controller providing packet routing2010
Switching ethernet controller2007
Alternate set of registers to service critical interrupts and operating system t2006
Switching ethernet controller2005
Packet processor2004
Apparatus and method for limited data sharing in a multi-tasking system2003
Method and apparatus for memory prefetch operation of volatile non-coherent data2000
Switching ethernet controller providing packet routing1999
Switching ethernet controller1999
Flexible reset scheme supporting normal system operation, test and emulation mod1999