Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hardware control structure and method for off-chip monitoring entries of an on-chip cache

Hardware control structure and method for off-chip monitoring entries of an on-chip cache

US Patent 5636363 · Granted Jun 3, 1997

Estimated economic value: $17,280,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Alternate set of registers to service critical interrupts and operating system t2006
Packet processor2004
Apparatus and method for limited data sharing in a multi-tasking system2003
Method and apparatus for memory prefetch operation of volatile non-coherent data2000
Flexible reset scheme supporting normal system operation, test and emulation mod1999
Flexible reset scheme supporting normal system operation, test and emulation mod1999
Direct-mapped cache with cache locking allowing expanded contiguous memory stora1997
Structure and method for multiple-level read buffer supporting optimal throttled1997
Structure and method for multiple-level read buffer supporting optimal throttled1997
Structure and method for multiple-level read buffer supporting optimal throttled1997
Memory operations priority scheme for microprocessors1996
Multiplexed status and diagnostic pins in a microprocessor with on-chip caches1996