Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Flash EEPROM array with floating substrate erase operation

Flash EEPROM array with floating substrate erase operation

US Patent 5598369 · Granted Jan 28, 1997

Estimated economic value: $5,134,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compensating for layout dimension effects in semiconductor device modeling2010
Providing stress uniformity in a semiconductor device2009
Process for fabricating a flash memory device2001
Silicided shallow junction formation and structure with high and low breakdown v2000
Current source programming of electrically programmable memory arrays2000
Method and semiconductor circuit for maintaining integrity of field threshold vo1999
Nonvolatile memory structure for programmable logic devices1999
Silicided shallow junction transistor formation and structure with high and low 1999
Apparatus and method for programming PMOS memory cells1999
Constant current source programming of electrically programmable memory arrays1999
Nonvolatile PMOS two transistor memory cell and array1999
Method and system for providing a double diffuse implant junction in a flash dev1998