Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit with a single address register that augments a memory controller by enabling cache reads and page-mode writes

Circuit with a single address register that augments a memory controller by enabling cache reads and page-mode writes

US Patent 5566318 · Granted Oct 15, 1996

Estimated economic value: $5,341,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Delay locked loop for an FPGA architecture2011
Delay locked loop for an FPGA architecture2009
Delay locked loop for and FPGA architecture2007
Delay locked loop for an FPGA architecture2005
Delay locked loop for an FPGA architecture2004
Embedded static random access memory for field programmable gate array2000
EDRAM having a dynamically-sized cache memory and associated method1999
Computer hybrid memory including DRAM and EDRAM memory components, with secondar1999
EDRAM with integrated generation and control of write enable and column latch si1998
Multibus cached memory system1998
GaAs SCFL RAM1989
Angle digitizer with enhanced harmonic rejection1988