Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › EDRAM with integrated generation and control of write enable and column latch signals and method for making same

EDRAM with integrated generation and control of write enable and column latch signals and method for making same

US Patent 5835442 · Granted Nov 10, 1998

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Delay locked loop for an FPGA architecture2011
Delay locked loop for an FPGA architecture2009
Test probe having modular components2008
Interface for detection and control of multiple test probes2008
Delay locked loop for and FPGA architecture2007
Delay locked loop for an FPGA architecture2005
Delay locked loop for an FPGA architecture2004
Embedded static random access memory for field programmable gate array2000
EDRAM having a dynamically-sized cache memory and associated method1999
EDRAM having a dynamically-sized cache memory and associated method1999
EDRAM having a dynamically-sized cache memory and associated method1999
Computer hybrid memory including DRAM and EDRAM memory components, with secondar1999