Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › EDRAM having a dynamically-sized cache memory and associated method

EDRAM having a dynamically-sized cache memory and associated method

US Patent 5983313 · Granted Nov 9, 1999

Estimated economic value: $864,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Delay locked loop for an FPGA architecture2011
Delay locked loop for an FPGA architecture2009
Test probe having modular components2008
Interface for detection and control of multiple test probes2008
Delay locked loop for and FPGA architecture2007
Delay locked loop for an FPGA architecture2005
Delay locked loop for an FPGA architecture2004
Embedded static random access memory for field programmable gate array2000
Computer hybrid memory including DRAM and EDRAM memory components, with secondar1999
EDRAM with integrated generation and control of write enable and column latch si1998
EDRAM with integrated generation and control of write enable and column latch si1998
EDRAM with integrated generation and control of write enable and column latch si1998