Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed product term allocation structure supporting logic iteration after committing device pin locations

High speed product term allocation structure supporting logic iteration after committing device pin locations

US Patent 5563529 · Granted Oct 8, 1996

Estimated economic value: $11,438,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automated pipeline insertion on a bus2021
Interface firewall for an integrated circuit of an expansion card2020
Back annotation of output time delays2014
System level circuit design2014
Apparatus and method for automatic self-erasing of programmable logic devices2013
Secure reconfiguration of programmable logic2013
Methods of implementing output ports and an integrated circuit having programmab2012
Circuit for and method of minimizing power consumption in an integrated circuit 2012
Method and integrated circuit for secure reconfiguration of programmable logic2011
Deadlock-resistant bus bridge with pipeline-restricted address ranges2011
Method and arrangement for reducing power in bidirectional input/output ports2010
Method and apparatus for counter-based clock signal adaptation2010