Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit for and method of minimizing power consumption in an integrated circuit device

Circuit for and method of minimizing power consumption in an integrated circuit device

US Patent 8145923 · Granted Mar 27, 2012

Estimated economic value: $2,711,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for enabling efficient digital marketing on portable wireless 2021
Back annotation of output time delays2014
Function symmetry-based optimization for physical synthesis of programmable inte2014
Apparatus and method for automatic self-erasing of programmable logic devices2013
Secure reconfiguration of programmable logic2013
Methods of implementing output ports and an integrated circuit having programmab2012
Implementation flow for electronic circuit designs using choice networks2012
Network mapping using edges as a parameter2012
Method and integrated circuit for secure reconfiguration of programmable logic2011
Modifying a logic implementation by swapping inputs of fanout-free cones2011
Method and arrangement for reducing power in bidirectional input/output ports2010
Function symmetry-based optimization for physical synthesis of programmable inte2010