Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for automatic self-erasing of programmable logic devices

Apparatus and method for automatic self-erasing of programmable logic devices

US Patent 8621597 · Granted Dec 31, 2013

Estimated economic value: $10,031,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Back annotation of output time delays2014
Secure reconfiguration of programmable logic2013
Methods of implementing output ports and an integrated circuit having programmab2012
Circuit for and method of minimizing power consumption in an integrated circuit 2012
Method and integrated circuit for secure reconfiguration of programmable logic2011
Method and arrangement for reducing power in bidirectional input/output ports2010
Method and apparatus for counter-based clock signal adaptation2010
Power estimation for mobile devices2009
Method and apparatus for providing secure programmable logic devices2009
Low power zones for programmable logic devices2009
Design security for configurable devices2008
Programmable detection of power failure in an integrated circuit2008