Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock signal generation arrangement including digital noise reduction circuit for reducing noise in a digital clocking signal

Clock signal generation arrangement including digital noise reduction circuit for reducing noise in a digital clocking signal

US Patent 5559459 · Granted Sep 24, 1996

Estimated economic value: $5,518,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

256-bit parallel parser and checksum circuit with 1-hot state information bus2018
High-speed dequeuing of buffer IDS in frame storing system2016
Reordering PCP flows as they are assigned to virtual channels2016
Merging PCP flows as they are assigned to a single virtual channel2016
Inverse PCP flow remapping for PFC pause frame generation2016
DDR retiming circuit2015
System using separate transfer circuits for performing different transfer operat1995
Programmable interrupt priority encoder method and apparatus1993
Adjusting delay circuitry1992
Digital data processor with fault-tolerant peripheral interface1990
Fault tolerant digital data processor with improved input/output controller1990
Fault tolerant digital data processor with improved bus protocol1990