Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fault tolerant digital data processor with improved bus protocol

Fault tolerant digital data processor with improved bus protocol

US Patent 4939643 · Granted Jul 3, 1990

Estimated economic value: $5,728,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods for monitoring and managing memory devices2020
Two layer quad bit error correction2019
Two bit error correction via a field programmable gate array2019
Two layer quad bit error correction2018
256-bit parallel parser and checksum circuit with 1-hot state information bus2018
High-speed dequeuing of buffer IDS in frame storing system2016
Reordering PCP flows as they are assigned to virtual channels2016
Merging PCP flows as they are assigned to a single virtual channel2016
Inverse PCP flow remapping for PFC pause frame generation2016
DDR retiming circuit2015
Method for calculating power for data storage systems2012
Method and apparatus for laser piercing and cutting metal sheet and plate2004