Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Two layer quad bit error correction

Two layer quad bit error correction

US Patent 10503593 · Granted Dec 10, 2019

Estimated economic value: $1,320,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods for monitoring and managing memory devices2020
Two bit error correction via a field programmable gate array2019
Two layer quad bit error correction2018
Optimized interconnect networks1993
Digital data processor with fault-tolerant peripheral interface1990
Fault tolerant digital data processor with improved input/output controller1990
Fault tolerant digital data processor with improved bus protocol1990
Method and apparatus for monitoring peripheral device communications1990
Digital data processor with fault tolerant peripheral bus communications1990
Fault-tolerant digital timing apparatus and method1990
Digital data processor apparatus with pipelined fault tolerant bus protocol1988
Digital data processor with high reliability1987