Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fault-tolerant digital timing apparatus and method

Fault-tolerant digital timing apparatus and method

US Patent 4920540 · Granted Apr 24, 1990

Estimated economic value: $4,595,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods for monitoring and managing memory devices2020
Two layer quad bit error correction2019
Two bit error correction via a field programmable gate array2019
Two layer quad bit error correction2018
Optimized interconnect networks1993
Digital data processor with fault-tolerant peripheral interface1990
Fault tolerant digital data processor with improved input/output controller1990
Fault tolerant digital data processor with improved bus protocol1990
Method and apparatus for monitoring peripheral device communications1990
Digital data processor with fault tolerant peripheral bus communications1990
Digital data processor apparatus with pipelined fault tolerant bus protocol1988
Digital data processor with high reliability1987