Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › 256-bit parallel parser and checksum circuit with 1-hot state information bus

256-bit parallel parser and checksum circuit with 1-hot state information bus

US Patent 9891985 · Granted Feb 13, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-speed dequeuing of buffer IDS in frame storing system2016
Reordering PCP flows as they are assigned to virtual channels2016
Merging PCP flows as they are assigned to a single virtual channel2016
Inverse PCP flow remapping for PFC pause frame generation2016
DDR retiming circuit2015
Pseudo-relative mode WRED/tail drop mechanism2015
Pseudo-relative mode WRED/tail drop mechanism2013
Clock signal generation arrangement including digital noise reduction circuit fo1996
System using separate transfer circuits for performing different transfer operat1995
Programmable interrupt priority encoder method and apparatus1993
Digital data processor with fault-tolerant peripheral interface1990
Fault tolerant digital data processor with improved input/output controller1990