Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mask-programmed integrated circuits having timing and logic compatibility to user-configured logic arrays

Mask-programmed integrated circuits having timing and logic compatibility to user-configured logic arrays

US Patent 5550839 · Granted Aug 27, 1996

Estimated economic value: $23,069,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Massage apparatus, system and method capable of deriving a parameter of an indiv2024
Multi-stage supply chain management system with dynamic order placement2012
Multi-stage supply chain management system with dynamic order placement2009
Method for verifying timing in a hard-wired IC device modeled from an FPGA2003
Hardwire logic device emulating any of two or more FPGAs2002
Hardwire logic device emulating any of two or more FPGAs2002
Programmable IC with gate array core and boundary scan capability2001
Programmable IC with gate array core and boundary scan capability2001
Method for verifying timing in a hard-wired IC device modeled from an FPGA2001
Method of implementing a boundary scan chain2000
Method of implementing a boundary scan chain2000
Hardwire logic device emulating an FPGA2000