Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pass transistor for a 256 megabit dram with negatively biased substrate

Pass transistor for a 256 megabit dram with negatively biased substrate

US Patent 5548548 · Granted Aug 20, 1996

Estimated economic value: $6,342,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and methods for secondary cell (SCell) enhancements in wireless commun2025
High-density neuromorphic computing element2025
Integrated circuit with buried power rail and methods of manufacturing the same2025
Semiconductor cell blocks having non-integer multiple of cell heights2024
ESD protection circuit with isolated SCR for negative voltage operation2024
High-density neuromorphic computing element2024
Method of forming multiple-Vt FETS for CMOS circuit applications2023
Multi-bit, SoC-compatible neuromorphic weight cell using ferroelectric FETs2023
Method of forming a thermal shield in a monolithic 3-d integrated circuit2023
High-density neuromorphic computing element2023
Semiconductor cell blocks having non-integer multiple of cell heights2023
Method of forming multi-threshold voltage devices and devices so formed2022