{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Bus-to-bus bridge for a multiple bus information handling system that optimizes data transfers between a system bus and a peripheral bus", "item": "https://www.patentleaderboard.com/patent/5522050"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bus-to-bus bridge for a multiple bus information handling system that optimizes data transfers between a system bus and a peripheral bus

Bus-to-bus bridge for a multiple bus information handling system that optimizes data transfers between a system bus and a peripheral bus

US Patent 5522050 · Granted May 28, 1996

Estimated economic value: $12,387,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reference clock switching in phase-locked loop circuits2024
Hot docking drive wedge and port replicator2006
Hot docking drive wedge and port replicator2003
Computer graphics system with dual FIFO interface2001
Accelerated graphics port programmable memory access arbiter2000
Device and method for reducing power consumption within an accelerated graphics 2000
Graphics address remapping table entry feature flags for customizing the operati1999
System and method for dynamically allocating accelerated graphics port memory sp1999
Generating an error signal when accessing an invalid memory page1999
Accelerated graphics port read transaction merging1999
Computer system and method for snooping date writes to cacheable memory location1999
Accelerated graphics port multiple entry gart cache allocation system and method1999