Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Device and method for reducing power consumption within an accelerated graphics port target

Device and method for reducing power consumption within an accelerated graphics port target

US Patent 6040845 · Granted Mar 21, 2000

Estimated economic value: $101,992,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reference clock switching in phase-locked loop circuits2024
Hot docking drive wedge and port replicator2006
Hot docking drive wedge and port replicator2003
System and method for maintaining coherency and improving performance in a bus b2001
Configuration logic within a PCI compliant bus interface unit which can be selec2001
Device and method for dynamically reducing power consumption within input buffer2001
Computer system having integrated bus bridge design with delayed transaction arb2001
Computer system employing optimized delayed transaction arbitration technique2001
Flash ROM sharing between processor and microcontroller during booting and handl2000
Accelerated graphics port programmable memory access arbiter2000
Graphics address remapping table entry feature flags for customizing the operati1999
System and method for dynamically allocating accelerated graphics port memory sp1999