{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Structure and method for reducing parasitic leakage in a memory array with merged isolation and node trench construction", "item": "https://www.patentleaderboard.com/patent/5498564"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structure and method for reducing parasitic leakage in a memory array with merged isolation and node trench construction

Structure and method for reducing parasitic leakage in a memory array with merged isolation and node trench construction

US Patent 5498564 · Granted Mar 12, 1996

Estimated economic value: $19,192,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Design structure for a high-speed level shifter2010
Design structure for a high-speed level shifter2009
Autonomous self-monitoring and corrective operation of an integrated circuit2008
Method and circuit for dynamic read margin control of a memory array2006
Low voltage current reference circuits2005
Structure for SOI wafers to avoid electrostatic discharge2002
Method and structure for SOI wafers to avoid electrostatic discharge2001
Method of forming eeprom cell with channel hot electron programming1999
EEPROM cell with channel hot electron programming and method for forming the sam1998
Semiconductor diode with silicide films and trench isolation1997
Structure for reducing parasitic leakage in a memory array with merged isolation1995
Structure for reducing parasitic leakage in a memory array with merged isolation1995