Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for storing partially-decoded instructions in the instruction cache of a CPU having multiple execution units

Apparatus and method for storing partially-decoded instructions in the instruction cache of a CPU having multiple execution units

US Patent 5481751 · Granted Jan 2, 1996

Estimated economic value: $5,129,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-stage address translation for a computing device2019
Method and apparatus for performing table lookup2015
Virtual core management2010
Adaptive computing ensemble microprocessor architecture2008
Computer system and method for executing interrupt instructions in two operating2006
Article for providing event handling functionality in a processor supporting dif2003
Method and apparatus for providing event handling functionality in a computer sy2002
Computer system and method for executing interrupt instructions in operating mod2002
Prefetch instruction mechanism for processor2001
Address translation with/bypassing intermediate segmentation translation to acco2001
Apparatus and method for a coincident rising edge detection circuit2001
Unified multi-function operation scheduler for out-of-order execution in a super2001