Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and structure for routing power for optimum cell utilization with two and three level metal in a partially predesigned integrated circuit

Method and structure for routing power for optimum cell utilization with two and three level metal in a partially predesigned integrated circuit

US Patent 5436801 · Granted Jul 25, 1995

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Assigning operational codes to lists of values of control signals selected from 2017
Various methods and apparatuses to route multiple power rails to a cell2012
Various methods and apparatuses to preserve a logic state for a volatile latch c2009
Dynamic clock control2008
Various methods and apparatuses to route multiple power rails to a cell2007
Dual-height cell with variable width power rail architecture2006
Various methods and apparatuses to preserve a logic state for a volatile latch c2006
Hybrid semiconductor circuit with programmable intraconnectivity2006
Dual-height cell with variable width power rail architecture2005
Gate array architecture using elevated metal levels for customization2003
Routing driven, metal programmable integrated circuit architecture with multiple2002
Method of reducing test time for NVM cell-based FPGA2001