Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of reducing test time for NVM cell-based FPGA

Method of reducing test time for NVM cell-based FPGA

US Patent 6272655 · Granted Aug 7, 2001

Estimated economic value: $9,963,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

SEU stabilized memory cells2021
Efficient lookup table modules for user-programmable integrated circuits2019
Circuits and methods for preventing over-programming of ReRAM-based memory cells2018
Three-transistor resistive random access memory cells2018
Assigning operational codes to lists of values of control signals selected from 2017
Three-transistor resistive random access memory cells2017
Fast carry lookahead circuits2015
On-chip probe circuit for detecting faults in an FPGA2015
On-chip probe circuit for detecting faults in an FPGA2015
RAM block designed for efficient ganging2014
Architecture and method for compensating for disparate signal rise and fall time2012
Fast carry lookahead circuits2012