Home› Architecture and method for compensating for disparate signal rise and fall times by using polarity selection to improve timing and power in an integrated circuit
Architecture and method for compensating for disparate signal rise and fall times by using polarity selection to improve timing and power in an integrated circuit