Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic clock control

Dynamic clock control

US Patent 7443222 · Granted Oct 28, 2008

Estimated economic value: $518,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiple mode device implementation for programmable logic devices2020
Flexible ripple mode device implementation for programmable logic devices2019
Multiple mode device implementation for programmable logic devices2018
Selective power gating of routing resource configuration memory bits for program2018
Assigning operational codes to lists of values of control signals selected from 2017
Flexible ripple mode device implementation for programmable logic devices2017
Multiple mode device implementation for programmable logic devices2017
High speed complementary NMOS LUT logic2017
Shared logic for multiple registers with asynchronous initialization2016
Adjustable interface buffer circuit between a programmable logic device and a de2013
PHY-less ULPI and UTMI bridges2012
FPGA programming structure for ATPG test coverage2012