Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › FPGA programming structure for ATPG test coverage

FPGA programming structure for ATPG test coverage

US Patent 8091001 · Granted Jan 3, 2012

Estimated economic value: $1,945,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programmable logic device with design for test functionality2025
Configuration latch for programmable logic device2024
Area-efficient configuration latch for programmable logic device2024
Programmable logic device with design for test functionality2023
Configuration latch for programmable logic device2023
Sectional configuration for programmable logic devices2023
Switchable power islands having configurably on routing paths2018
Adjustable interface buffer circuit between a programmable logic device and a de2013
PHY-less ULPI and UTMI bridges2012
Adjustable interface buffer circuit between a programmable logic device and a de2011
Low power mode2010
Low power mode2010