Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Adjustable interface buffer circuit between a programmable logic device and a dedicated device

Adjustable interface buffer circuit between a programmable logic device and a dedicated device

US Patent 8018248 · Granted Sep 13, 2011

Estimated economic value: $1,641,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programmable logic device with design for test functionality2025
Configuration latch for programmable logic device2024
Area-efficient configuration latch for programmable logic device2024
Programmable logic device with design for test functionality2023
Configuration latch for programmable logic device2023
Sectional configuration for programmable logic devices2023
Multiple mode device implementation for programmable logic devices2020
Flexible ripple mode device implementation for programmable logic devices2019
Switchable power islands having configurably on routing paths2018
Switchable power islands having configurably on routing paths2018
Multiple mode device implementation for programmable logic devices2018
Selective power gating of routing resource configuration memory bits for program2018