{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Multiple mode device implementation for programmable logic devices", "item": "https://www.patentleaderboard.com/patent/10630269"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiple mode device implementation for programmable logic devices

Multiple mode device implementation for programmable logic devices

US Patent 10630269 · Granted Apr 21, 2020

Estimated economic value: $29,571,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Input/output bus protection systems and methods for programmable logic devices2021
Deterministic read back and error detection for programmable logic devices2019
Flexible ripple mode device implementation for programmable logic devices2019
Flexible ripple mode device implementation for programmable logic devices2019
Flexible ripple mode device implementation for programmable logic devices2019
Multiple mode device implementation for programmable logic devices2018
Multiple mode device implementation for programmable logic devices2018
Multiple mode device implementation for programmable logic devices2018
Selective power gating of routing resource configuration memory bits for program2018
Selective power gating of routing resource configuration memory bits for program2018
Selective power gating of routing resource configuration memory bits for program2018
Flexible ripple mode device implementation for programmable logic devices2017