Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interface between a register file which arbitrates between a number of single cycle and multiple cycle functional units

Interface between a register file which arbitrates between a number of single cycle and multiple cycle functional units

US Patent 5428811 · Granted Jun 27, 1995

Estimated economic value: $54,369,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device, method and system for providing a stacked arrangement of integrated circ2023
Device, method and system for providing a stacked arrangement of integrated circ2022
Dynamic partial power down of memory-side cache in a 2-level memory hierarchy2021
Apparatus and method for implementing a multi-level memory hierarchy having diff2021
Dynamic partial power down of memory-side cache in a 2-level memory hierarchy2020
Apparatus and method for implementing a multi-level memory hierarchy2020
Methods and apparatus to suspend and resume computing systems2020
QoS based binary translation and application streaming2019
Two-level system main memory2019
Apparatus and method for implementing a multi-level memory hierarchy2019
Multiple register memory access instructions, processors, methods, and systems2019
Multiple register memory access instructions, processors, methods, and systems2018