Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic partial power down of memory-side cache in a 2-level memory hierarchy

Dynamic partial power down of memory-side cache in a 2-level memory hierarchy

US Patent 10795823 · Granted Oct 6, 2020

Estimated economic value: $29,609,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Supporting mixed read in non-volatile memory controller2025
Bypass buffer for worn out codewords2025
High performance interconnect2025
High performance interconnect2025
Technologies for quality of service based throttling in fabric architectures2024
Mixed current-forced read scheme for MRAM array with selector2024
Programmable ECC for MRAM mixed-read scheme2024
Device, method and system for providing a stacked arrangement of integrated circ2023
Memory card with volatile and non volatile memory space having multiple usage mo2023
High performance interconnect2023
Apparatus and method for performing persistent write operations using a persiste2023
Prefetcher in multi-tiered memory systems2023