Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Latching ECL to CMOS input buffer circuit

Latching ECL to CMOS input buffer circuit

US Patent 5426381 · Granted Jun 20, 1995

Estimated economic value: $15,605,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual port memory device2011
Memory having self-timed bit line boost circuit and method therefor2010
Memory having a dummy bitline for timing control2010
SRAM having variable power supply and method therefor2007
Cascode sense AMP and column select circuit and method of operation2002
Integrated circuit memory having a fuse detect circuit and method therefor2000
Buffer circuit, memory device, and integrated circuit for receiving digital sign2000
Square-law clamping circuit2000
Layout for noise reduction on a reference voltage1997
Layout for noise reduction on a reference voltage1997
Delay locked loop for detecting the phase difference of two signals having diffe1997
ECL differential multiplexing circuit1996