Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for the speedup of test vector generation for digital circuits

Method for the speedup of test vector generation for digital circuits

US Patent 5418792 · Granted May 23, 1995

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Machine-learning-based design-for-test (DFT) recommendation system for improving2025
Scan chain formation for improving chain resolution2025
Automated determinaton of failure mode distribution2023
Machine-learning-based design-for-test (DFT) recommendation system for improving2023
Integrated circuit design modification for localization of scan chain defects2022
Computer system for generating an integrated and unified view of IP-cores for hi2014
Method for generating an integrated and unified view of IP-cores for hierarchica2013
Clocking methodology for at-speed testing of scan circuits with synchronous cloc2008
Method of and program product for performing gate-level diagnosis of failing vec2007
Method and program product for detecting bus conflict and floating bus condition2005
Method and apparatus for testing high performance circuits2003
Method and program product for modeling circuits with latch based design2002