Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual bus communication system connecting multiple processors to multiple I/O subsystems having a plurality of I/O devices with varying transfer speeds

Dual bus communication system connecting multiple processors to multiple I/O subsystems having a plurality of I/O devices with varying transfer speeds

US Patent 5386517 · Granted Jan 31, 1995

Estimated economic value: $15,191,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Row decoder and row address scheme in a memory system2025
Neural network device2025
Method and system for testing semiconductor circuits2025
Read and programming decoding system for analog neural memory2025
Generalized boot operation for disaggregated, multiple (multi-) die computing sy2024
Decoders for analog neural memory in deep learning artificial neural network2024
Transceiver for providing high voltages for erase or program operations in a non2024
Multi-socket computing system employing a parallelized boot architecture with pa2024
Redundant memory access for rows or columns containing faulty memory cells in an2023
Distributing a global counter value in a multi-socket system-on-chip complex2022
Decoding system and physical layout for analog neural memory in deep learning ar2022
Programmable neuron for analog non-volatile memory in deep learning artificial n2022