Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-socket computing system employing a parallelized boot architecture with partially concurrent processor boot-up operations, and related methods

Multi-socket computing system employing a parallelized boot architecture with partially concurrent processor boot-up operations, and related methods

US Patent 12056497 · Granted Aug 6, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computing systems employing measurement of boot components, such as prior to tru2025
Row decoder and row address scheme in a memory system2025
Neural network device2025
Method and system for testing semiconductor circuits2025
Method and system for testing semiconductor circuits2025
Read and programming decoding system for analog neural memory2025
Method, apparatus, and system for storing memory encryption realm key IDs2024
Generalized boot operation for disaggregated, multiple (multi-) die computing sy2024
Generalized boot operation for disaggregated, multiple (multi-) die computing sy2024
Decoders for analog neural memory in deep learning artificial neural network2024
External quiesce of a core in a multi-core system2024
Transceiver for providing high voltages for erase or program operations in a non2024