Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › DMA controller including a FIFO register and a residual register for data buffering and having different operating modes

DMA controller including a FIFO register and a residual register for data buffering and having different operating modes

US Patent 5381538 · Granted Jan 10, 1995

Estimated economic value: $13,547,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computing device with asynchronous auxiliary execution unit2015
Method and apparatus for efficient, low-latency, streaming memory copies2014
Cooperative writes over the address channel of a bus2014
Auxiliary writes over address channel2013
Cooperative writes over the address channel of a bus2012
Auxiliary writes over address channel2012
Single bus command having transfer information for transferring data in a proces2010
Bus access arbitration scheme2007
Computer system and method for snooping date writes to cacheable memory location1999
Computer system and method for snooping date writes to cacheable memory location1999
Address space architecture for multiple bus computer systems1998
Computer system with varied data transfer speeds between system components and m1998