Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for controlling operation of a cache memory during an interrupt

Method and apparatus for controlling operation of a cache memory during an interrupt

US Patent 5371872 · Granted Dec 6, 1994

Estimated economic value: $9,516,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mechanism for instruction fusion2025
Clock gating for power reduction during testing2025
Obsoleting values stored in registers in a processor based on processing obsoles2023
Obsoleting values stored in registers in a processor based on processing obsoles2021
Providing exception stack management using stack panic fault exceptions in proce2021
Load instruction with final read indicator field to invalidate a buffer or cache2021
End play measurement apparatus for linear actuators2020
Externally programmable memory management unit2018
Early conditional selection of an operand2017
Methods and apparatus for transforming, loading, and executing super-set instruc2017
Systems and methods of executing multiple hypervisors using multiple sets of pro2017
Method and apparatus for cache tag compression2016