Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock gating for power reduction during testing

Clock gating for power reduction during testing

US Patent 12210058 · Granted Jan 28, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power-sensitive scan-chain testing2024
Method and apparatus for timing-annotated scan-chain testing using parallel test2023
Reducing leakage power in low-power mode of an integrated circuit device2023
Development tool for comparing netlists2012
Managing redundant memory in a voltage island2010
Methods for the support of JTAG for source synchronous interfaces2010
System and method for detecting cable faults for high-speed transmission link2008
System and method for program execution tracing within an integrated processor1998
Method and apparatus for processing null terminated character strings1998
Memory subsystem having a static row memory and a dynamic RAM1995
Method and apparatus for controlling operation of a cache memory during an inter1994