Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for timing-annotated scan-chain testing using parallel testbench

Method and apparatus for timing-annotated scan-chain testing using parallel testbench

US Patent 11768239 · Granted Sep 26, 2023

Estimated economic value: $193,206,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for capture clock control to minimize toggling during testi2025
Clock gating for power reduction during testing2025
Power-sensitive scan-chain testing2024
Power-sensitive scan-chain testing2024
Reducing leakage power in low-power mode of an integrated circuit device2023
Method and apparatus for contemporary test time reduction for JTAG2023
Q-gating cell architecture to satiate the launch-off-shift (LOS) testing and an 2015
Optimized synchronous scan flip flop circuit2015
Algorithm to identify best Q-gating candidates and a Q-gating cell architecture 2014
Delay defect testing of power drop effects in integrated circuits2014