{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Low cost, thermally efficient, and surface mountable semiconductor package for a high applied power VLSI die", "item": "https://www.patentleaderboard.com/patent/5367193"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low cost, thermally efficient, and surface mountable semiconductor package for a high applied power VLSI die

Low cost, thermally efficient, and surface mountable semiconductor package for a high applied power VLSI die

US Patent 5367193 · Granted Nov 22, 1994

Estimated economic value: $6,380,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optimized lid attach process for thermal management and multi-surface compliant 2012
Optimized lid attach process for thermal management and multi-surface compliant 2011
Package lid or heat spreader for microprocessor packages2007
EMI shielding apparatus2005
Apparatus and methods for enhancing thermal performance of integrated circuit pa2004
Multi-material heat spreader2003
Component level, CPU-testable, multi-chip package using grid arrays2003
Efficient device debug system2002
Method for reducing soft error rates in semiconductor devices2002
Device and method for packaging an electronic device2002
Efficient debug package design2001
Integrated circuit package and method1999