Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Ensuring write ordering under writeback cache error conditions

Ensuring write ordering under writeback cache error conditions

US Patent 5347648 · Granted Sep 13, 1994

Estimated economic value: $6,790,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cooperative group arrays2025
Distributed shared memory2025
Programmatically controlled data multicasting across multiple compute engines2024
Unified cache for diverse memory traffic2022
Dynamically detecting uniformity and eliminating redundant computations to reduc2021
Unified cache for diverse memory traffic2020
Unified cache for diverse memory traffic2019
Technique for reducing voltage droop by throttling instruction issue rate2019
Mechanism for waking common resource requests within a resource management subsy2018
Resource management subsystem that maintains fairness and order2017
Mechanism for tracking age of common resource requests within a resource managem2017
Approach for allocating virtual bank managers within a dynamic random access mem2016