Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High bandwith output hierarchical memory store including a cache, fetch buffer and ROM

High bandwith output hierarchical memory store including a cache, fetch buffer and ROM

US Patent 5313605 · Granted May 17, 1994

Estimated economic value: $92,612,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

End effector cleaning devices and systems2018
Method to assess energy efficiency of HPC system operated with and without power2018
Apparatus for issuing instructions and reissuing a previous instructions by reci2002
Method and apparatus for implementing a set-associative branch target buffer1999
Method and apparatus for implementing a branch target buffer in CISC processor1999
Computer system employing streaming buffer for instruction preetching1999
Dual prediction branch system having two step of branch recovery process which a1998
Method and apparatus for predicting and handling resolving return from subroutin1998
Method and apparatus for using a direct memory access unit and a data cache unit1998
Method and apparatus for implementing a set-associative branch target buffer1998
Method and apparatus for resolving return from subroutine instructions in a comp1997
Method and apparatus for dynamically expanding the pipeline of a microprocessor1996