Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming integrated circuits having buried doped regions

Method for forming integrated circuits having buried doped regions

US Patent 5310690 · Granted May 10, 1994

Estimated economic value: $5,766,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Breaking up long-channel field effect transistor into smaller segments for relia2014
Nanoparticle cap layer2011
Nanoparticle cap layer2011
Electrostatic discharge device verification in an integrated circuit2009
Integrated circuit having a doped porous dielectric and method of manufacturing 2008
Selective refractory metal and nitride capping2007
Method of fabricating low dielectric constant dielectric films2006
Inhomogeneous materials having physical properties decoupled from desired functi2005
Selective refractory metal and nitride capping2005
Method of fabricating low dielectric constant dielectric films2004
Integrated circuit having a doped porous dielectric and method of manufacturing 2004
Methods for forming a fuse in a semiconductor device2004