Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Versatile and efficient cell-to-local bus interface in a configurable logic array

Versatile and efficient cell-to-local bus interface in a configurable logic array

US Patent 5298805 · Granted Mar 29, 1994

Estimated economic value: $5,047,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reconfigurable processor circuit architecture2025
Method and apparatus for configuring a reduced instruction set computer processo2025
Reconfigurable processor circuit architecture2024
Reconfigurable processor circuit architecture2024
Method and apparatus for configuring a reduced instruction set computer processo2023
Parallel processing of data having data dependencies for accelerating the launch2023
Automated verification code generation based on a hardware design and design dat2023
Reconfigurable processor circuit architecture2022
Reconfigurable reduced instruction set computer processor architecture with frac2022
Unified programmable computational memory and configuration network2021
Multi-rank high bandwidth memory (HBM) memory2021
Configuring programmable logic region via programmable network2021