Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for configuring a reduced instruction set computer processor architecture to execute a fully homomorphic encryption algorithm

Method and apparatus for configuring a reduced instruction set computer processor architecture to execute a fully homomorphic encryption algorithm

US Patent 12293188 · Granted May 6, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reconfigurable processor circuit architecture2025
Reconfigurable processor circuit architecture2025
Method, apparatus, and computer-readable medium for parallelization of a compute2024
Method and system for compressing application data for operations on multi-core 2024
Sharing high speed serial interconnects for different protocols2024
Reconfigurable processor circuit architecture2024
Reconfigurable processor circuit architecture2024
Reconfigurable processor circuit architecture2024
Reconfigurable processor circuit architecture2024
Method, apparatus, and computer-readable medium for parallelization of a compute2023
Method and apparatus for configuring a reduced instruction set computer processo2023
Method and apparatus for configuring a reduced instruction set computer processo2023