Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Controlled etching process for forming fine-geometry circuit lines on a substrate

Controlled etching process for forming fine-geometry circuit lines on a substrate

US Patent 5221421 · Granted Jun 22, 1993

Estimated economic value: $20,020,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods of manufacturing an integrated circuit having stress tuning layer2024
Methods of manufacturing an integrated circuit having stress tuning layer2021
Methods of manufacturing an integrated circuit having stress tuning layer2019
Methods of manufacturing an integrated circuit having stress tuning layer2017
Integrated circuit having stress tuning layer2016
Programmable semiconductor interposer for electronic package and method of formi2015
Hybrid body armor2014
Silicon-based thin substrate and packaging schemes2014
Wafer level IC assembly method2013
Programmable semiconductor interposer for electronic package and method of formi2013
Method of forming stacked-die packages2013
Method of manufacturing integrated circuit having stress tuning layer2013