Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual-port memory with inhibited random access during transfer cycles with serial access

Dual-port memory with inhibited random access during transfer cycles with serial access

US Patent 5210639 · Granted May 11, 1993

Estimated economic value: $3,992,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Initiation of one or more processors in an integrated circuit2021
High performance integrated circuit with low skew clocking networks and improved2009
SRAM cell with independent static noise margin, trip voltage, and read current o2008
SRAM static noise margin test structure suitable for on chip parametric measurem2008
Circuit and method for reducing SRAM standby power2006
Replacing defective circuit elements by column and row shifting in a flat-panel 2003
System and method for reducing peak current and bandwidth requirements in a disp2001
System and method for using forced states to improve gray scale performance of a2000
Read/write dual port memory having an on-chip input data register1997
Process of writing data from a data processor to a memory device register that i1996
Read/write memory with plural memory cell write capability at a selected row add1996
Method of interconnect in an integrated circuit1996