Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › SRAM static noise margin test structure suitable for on chip parametric measurements

SRAM static noise margin test structure suitable for on chip parametric measurements

US Patent 7385864 · Granted Jun 10, 2008

Estimated economic value: $8,586,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Array power supply-based screening of static random access memory cells for bias2022
Array power supply-based screening of static random access memory cells for bias2017
Read-current and word line delay path tracking for sense amplifier enable timing2017
Array power supply-based screening of static random access memory cells for bias2017
SRAM with buffered-read bit cells and its testing2016
Array power supply-based screening of static random access memory cells for bias2016
Array power supply-based screening of static random access memory cells for bias2016
SRAM with buffered-read bit cells and its testing2016
Functional screening of static random access memories using an array bias voltag2015
Universal test structures based SRAM on-chip parametric test module and methods 2015
Bitline leakage detection in memories2015
CMOS process to improve SRAM yield2015