Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › SRAM cell with independent static noise margin, trip voltage, and read current optimization

SRAM cell with independent static noise margin, trip voltage, and read current optimization

US Patent 7385840 · Granted Jun 10, 2008

Estimated economic value: $8,586,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

SRAM static noise margin test structure suitable for on chip parametric measurem2008
Circuit and method for reducing SRAM standby power2006
Method of interconnect in an integrated circuit1996
Power MOSFET transistor1995
Video display system using memory with a register arranged to present an entire 1995
Field effect transistor with a lightly doped drain1994
Power up detection circuit1994
Power MOSFET transistor1994
Dual-port memory with inhibited random access during transfer cycles with serial1993
Video display system using memory with parallel and serial access employing seri1992
Power up reset circuit1992
Memory cell made by selective oxidation of polysilicon1992