Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Instruction storage and cache miss recovery in a high speed multiprocessing parallel processing apparatus

Instruction storage and cache miss recovery in a high speed multiprocessing parallel processing apparatus

US Patent 5179680 · Granted Jan 12, 1993

Estimated economic value: $5,559,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatuses and methods for a processor architecture2024
Apparatuses and methods for a processor architecture2022
QoS based binary translation and application streaming2019
Zeroing a cache line2019
QoS based binary translation and application streaming2016
Integrated circuit with a pinmux crossbar and virtual pins for peripheral connec2015
MIMO with reduced compute complexity2012
Creating a power distribution arrangement with tapered metal wires for a physica2007
Floorplanning a hierarchical physical design to improve placement and routing2006
Optimizing locations of pins for blocks in a hierarchical physical design by usi2006
Optimization of the top level in abutted-pin hierarchical physical design2005
Optimization of abutted-pin hierarchical physical design2005