Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for simultaneously decoding three operands in a variable length instruction when one of the operands is also of variable length

Method and apparatus for simultaneously decoding three operands in a variable length instruction when one of the operands is also of variable length

US Patent 5148528 · Granted Sep 15, 1992

Estimated economic value: $5,603,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low energy consumption mantissa multiplication for floating point multiply-add o2019
Hardware compilation and/or translation with fault detection and roll back funct2016
Scalable multi-layer 2D-mesh routers2016
Distributed power management for multi-core processors2016
Apparatus and method for heterogeneous chip multiprocessors via resource allocat2014
Hardware compilation and/or translation with fault detection and roll back funct2014
Priority based throttling for power/performance quality of service2014
Technique for controlling computing resources2014
Shared cache performance2012
Apparatus and method for heterogeneous chip multiprocessors via resource allocat2012
Method, system, and apparatus for improving multi-core processor performance2010
Stackable switch port collapse mechanism2008