Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low energy consumption mantissa multiplication for floating point multiply-add operations

Low energy consumption mantissa multiplication for floating point multiply-add operations

US Patent 10402168 · Granted Sep 3, 2019

Estimated economic value: $18,715,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for near data acceleration for a multi-core architecture2025
Interruptible and restartable matrix multiplication instructions, processors, me2025
Interruptible and restartable matrix multiplication instructions, processors, me2024
Apparatuses, methods, and systems for fused operations using sign modification i2024
Interruptible and restartable matrix multiplication instructions, processors, me2023
Layered super-reticle computing : architectures and methods2023
Apparatuses, methods, and systems for operations in a configurable spatial accel2023
Apparatuses, methods, and systems for operations in a configurable spatial accel2023
Apparatus, methods, and systems for unstructured data flow in a configurable spa2022
Signal pathways in multi-tile processors2022
Apparatuses, methods, and systems for operations in a configurable spatial accel2021
Apparatuses, methods, and systems for operations in a configurable spatial accel2021